I. INTRODUCTION
Silicon-on-Insulator (SOI) technology provides many advantages over their bulk Si counterparts [1] , in particular, better resistance against transient ionizing effects like Single Event Upsets (SEU) or Latch-up in the harsh environment [2] . In the last decade, several foundries, IDT vendors and IP companies have added SOI CMOS to their offerings to reap performance benefits driving costs for SOI CMOS down [3] . However, radiation sensitivity to charge that is trapped in the buried oxide and shallow trench isolation (STI) renders the TID responses of SOI transistors a great concern [4] [5] [6] [7] [8] .
In this paper, the TID effects for FB and TB PD SOI nMOSFETs have been investigated. The enhanced backgate threshold voltage shift under OFF bias condition is observed for TB device. By performing device simulation, it is found that the distinct electric field distributed in the BOX is responsible for the larger threshold voltage shift for TB device.
II. DEVICE AND EXPERIMENTAL PROCEDURE
The devices used in this work were fabricated in a 0.13 μm PD SOI CMOS process, using the STI for isolation scheme, on UNIBOND  wafers from SOITEC. The top silicon film and buried oxide thickness are 100 nm and 145 nm, respectively. Devices with external body contact (T-shaped) and floating body were used to investigate the TID effects. Core NMOS devices (W/L=10 μm/0.13 μm and W/L=10 μm/0.5 μm) and I/O device (W/L=10 μm/0.5 μm) were selected as samples in our study. 60 Co γ-rays were used as the radiation source. During irradiation, ON (V G =V dd , other terminals grounded) and OFF (V D =V dd , other terminals grounded) states were the bias conditions. The dose rate was typically around 100 rad(Si)/s, and all devices were subjected up to 500 krad(Si) for core devices and up to 300 krad(Si) for I/O device.
All current-voltage measurements were carried out using an HP-4156 Parameter Analyzer. Unless the contrary is indicated, the drain bias was kept in the linear operating regime (V D =100 mV) for all measurements, and the substrate (V BG )/gate bias (V FG ) was grounded for front-gate/back-gate current-voltage measurements. Time between two irradiation steps was controlled within half an hour. Fig .1 shows the comparison of the front-gate off-state leakage current (I ds @V FG =0) under ON and OFF bias conditions for I/O FB and TB devices. It can be seen that I off increase with incremental TID for both devices, which is mainly due to turn-on of the parasitic transistor formed by the STI oxide and the body. For either FB device or TB device, the larger I off under the ON bias condition is caused by the more intense electric field across the STI oxide, resulting in more trapped positive charges compared to the OFF bias condition [9] . Under the same bias condition, the enhanced I off degradation for the FB device is expected to originate from the extra parasitic leakage path by contrast with the TB device.
III. RESULTS AND DISCUSSIONS

A. Experimental Results
The back-gate threshold voltage shift (ΔV Tb ) under OFF bias condition for core FB and TB devices is illustrated in Fig. 2 . It is clear that, for devices with the same dimensions, the FB device exhibits smaller ΔV Tb than the TB device. For devices with W/L=10 μm /0.13 μm, at 500 krad(Si), ΔV Tb has reached to -12.7 V for the TB device, while it is only -5.1 V for the FB device. The same trend can be observed for devices with W/L=10 μm /0.5 μm. 
B. Simulation and Discussions
To better understand the influence of body contact schemes on the radiation responses under the OFF bias condition, 2D and 3D simulations have been performed, using the process and device simulation tool from Silvaco [10] Technology Computer Aided Design (TCAD). The process parameters were provided by the foundry. Fig.3 illustrates the constructed 3D T-shaped SOI core NMOS, and the locations of the body contact, gate, source, drain and STI are labeled. Figure 3 . The 3D structure of simulated T-shaped SOI core NMOS. Fig. 4 and Fig. 5 show the 2D graphical representation of electric field lines distributed in the BOX under OFF bias condition for the TB and FB devices, respectively. In Fig. 4 , two components of the electric field lines at the drain terminal can be found, one is turning up from the drain to the body and the other turning up from the drain to the substrate. The part turning up from the drain to the body will push the radiation-induced positive trapped charge toward to the interface between the body silicon and the BOX. By contrast, in Fig. 5 , the electric field lines mostly turn up from the drain to the substrate, which tends to push the positive trapped charge down, therefore, causing smaller back-gate threshold voltage shift as shown in Fig. 2 . To clarify the distinct electric field lines distributed in the BOX, the simulated body potential along the channel length (X direction) at the middle depth of the body region under OFF bias condition for the core FB and TB devices is shown in Fig. 6 . The positive body potential in the whole body region can be observed for FB device. The elevated body potential is attributed to the impact ionization induced by the large drain voltage, supplying majority carriers to charge the body. This means the positive potential promotes the electric field lines terminated at the substrate whereas the relative negative body potential of the TB device inclines to terminate the electric field lines at the body terminal. 
IV. CONCLUSION
The comparison of TID effects for FB and TB PD SOI nMOSFETs is analyzed and discussed. The enhanced back-gate threshold voltage shift for the TB device under OFF bias condition is further confirmed by the device simulation, which is related to the distinct electric field distributed in the BOX layer.
